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ABSTRACT 
In this paper, we describe a novel circuit consisting of 
N + 1 MOS transistors and a single floating gate which 
computes n soft maximumof N current inputs and reflects 
the result in the output transistor. An intuitive descrip- 
tion of the operation of the circuit is given. Data  from 
a working two-input version of the circuit is presented 
and discussed. The  circuit features a high output volt- 
age swing and an interesting feedback mechanism which 
cauees its output impedance to  be comparable to tha t  of 
a normal MOS transistor despite the fact that the output 
devicc is a floating-gate transistor. 
I.  I N T R O D U C T I O N  
Analog VI31 signal processing has come to be the subject 
of much interest and active research in recent times. [l] 
In part,icular, the current-mode approach in which q u a -  
tities of interest are represented as currents and voltages 
play only an incidental role in the operation of the cir- 
cuit has become the focus of much attention. [a] Arnoiig 
the plethora of nonlinear operations required to  prrforin 
curreiit-mode signal processing, the maximum function 
stands out, as being particularly useful. A soft-mazimum 
function is one which follows the largest input aiid changes 
ovei in a smooth manncr when the magnitude of two or 
inore inputs becorric comparable. 'The circuit, preseiited in 
this paper cornputes a soft--maximum of N current inputs 
and reiiects tlie rrsult in its outpi:t8. 
Floating-gate MOS transistors have been used to great 
advantage in millog VLSI in the capacity of long-icrm 
noii-\iolatiic information storage devices. The quantity of 
ch;~rge stored on the gate of thcsc transistors has been 
elers which are a,dapted so a.s to  increase 
the  precision d analog circuits [3,  4. 31 arid as weighl's iii 
various VLSl implementations of neiiral net>works [C,, '7; 
81. H,eccii~ly, n marvelous w i ~ y  of  using floating-gate MOS 
transistors was proposed [9] in which multiple "control 
gates" ca:pacitively couple into the floating gate, establish- 
ing its voltage as a weighted sum of the input voltages via 
a capacitive divider. The  channel of the floating-gste tran- 
sistor then forms a current which is a nonlinear function 
of the voltage on the floating gate. In [9] these compound 
devices were dubbed neuron MOS (neuMOS or vMOS ) 
transistors in view of a loose analogy between the function 
performed by these devices and by cells in the nervous sys- 
tem. A simple above threshold model is derived in [9] and 
a number of interesting applications are discussed. A cor- 
responding subthreshold model is developed in [lo].  The  
soft-maximum current mirror presented in this paper uses 
a single floating gate with N control gates and N channels 
beneath it to  enforce a competition between the various 
input currents, the largest of which establishes the voltage 
on the floating gate. An additional channel beneath the 
floating gate computes the output current. 
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Figure 1 .  N-input soft-max current mirror. 
I € .  CIRCUIT DESCRIPTION A N D  OPEKATJOK 
A sclieirrakic diagram of a n  A-input soCt.-riinxii~iurn currcnt 
mirror i s  depiclrd in Figure 1. ' T k c  circuit consists of a 
single floating gate with N + 1 channels beneath it forming 
N input transistors and a single out,put transistor. The 
drain voltage of each input transistor capacit,ively couples 
into the floating gate via capacitors of equal strength. The 
N input currents are sourced int.0 the drains of the input 
transist,ors and the output current, is sunk from the out,put 
node by the output transistor. 
iZ qualitative underst,anding of the operation of t,he cir- 
cuit can be obt,airied as follows. Each of‘ t,he iV + 1 trail- 
sisLors in t,he circuit share a coiiimon floating gate and. 
hence, have the same gate voltage. Also, their sources are 
all at a common potential. ‘rhus,  the saturation current 
in each of the circuit’s N + 1 transistors will he nominally 
equal. If  any particular iiiput current is less than this 
saturation current, the drain voltage of the corresponding 
input transistor will begin to  fall, at first reducing the sat- 
uration current of all of the transistors in t,hr circuit via 
t>he capacitive coupling to the f loatha gate. F:veiituall~. 
if that, drain is unable t o  reduce the saturation ciirrent of 
tlie N+ 1 transistors enough, that  particular input t,ransis- 
tor will come out of sat>uratioii until its drain currcnt just, 
equals the input current. On the other hand, if any par- 
ticular input current is larger than the saturation current 
of the transistors in the circuit, the drain voltage of  the 
corresponding input transistor will rise, at first bringing 
the input transistor into saturation subsequently increas- 
ing the saturation current in all of the transistors until i t  
just equals the input current. Taken together, these con- 
siderations imply that  the saturation current in the A’ + 1 
transistors in the circuit will be set by the largest of the 
input currents with each of the other input transistors 
being out of saturation. So long as the output transis- 
tor remains saturated,  the output current will reflect the 
largest of the input currents. 
The above considerations rely only on t,he concepts of 
saturation and conservation of charge, hence the descrip- 
tion is valid at current levels both above and below thresh- 
old. A mathematical analysis of the circuit is possible us- 
ing either the above threshold vMOS model from [3] or the 
subthreshold model from [ l O ] .  However, no general closed- 
form solutions are available; only self-consistent, approxi- 
mate solutions have been obtained. The  resulting analysis 
is somewhat unwieldy and does not offer any insight into 
the operation of the circuit beyond that obt,ained from the 
qualitative description given above. 
There is a trade-off between dynamic range and the 
number of inputs in this circuit. The lower limit of opera- 
tion is determined by the saturation current in the N + 1 
transistors in the circuit when the drains of all of the in- 
put transistors are at ground. This approximation is valid 
when none of the input currents is large enough to  satu- 
rate its corresponding input transistor. This current level 
i i  determined by the  quantity of charge stored on the float- 
ing gate. The upper limit of operation is effrctively de- 
termined by the saturation current in the  circuit’s N + 1 
transistors when the drain voltage of one of the input tran- 
sistors is at the positfive supply rail. The  more inputs there 
are. tlie less effect.ive any one of them is at pulling up the 
floating gate voltage and. hence, the lower the iipper limit 
of operation. I‘he effective dynamic range of the circuit 
can he increased for. the case of many input,s by adapting 
the charge on the floating gate as a, function of the input 
current, levels by means of a simple feedback loop. If the 
input current levels are t,oo high, positive charge can be 
placed on the floating gate by iiiea.iis of Fowler-Nordheim 
tunneling [1%] 01‘ I V  photoinjection [ll] thereby iricreas- 
irig the current ievels support>ed by the circuit. If tlie input 
current levels are too low, negative charge ca.n be placed 
011 t he  floating gate by means of hot electron injection [I31 
or r\’ photoiiiject,ion. 
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Figure 2: Two-input soft-max current mirror 
m. EXPERIMENTAL RESULTS 
The schematic of a two-input soft-maximum current mir- 
ror is depicted in Figure 2. Data  from such a circuit 
fahricat,ed in a standard 2.0977~ CMOS process (ORBIT) 
t,lirough the MOSIS service is depicted in Figure 3.  In 
each case. 1, is heid constant while 11 is swept from below 
to abo\-e the level of  12. The circles represent the mea- 
sured output current. The  horizontal solid lines represent 
the measured value of 12 during each sweep. The  diagonal 
solid line is the measured value of 11 plotted against itself. 
As expected, i n  each casc the output current remains con- 
stant a t  nearly the level of I2 until 11 exceeds I2 at which 
point, the output begins to  follow 11. Data  are shown for 
input, current levels ranging over more than five orders of 
in agnit ude. 
I V .  OUTPUT IMPEDANCE A N D  VOLTAGE SWING 
As pointed out in [IO], in general care must be taken when 
using vMOS transistors as current sources because of the 
Figure 3: Measured data from a two-input soft-max cur- 
rent mirror. 11 is swept for various values of 1,. The hor- 
izontal solid lines represent the various values of I z .  The 
diagonal solid line is the measured values of 11 plotted 
against itself. The  circles represent the measured values 
of lout. As expected, lout follows the maximum of 11 and 
1 2 .  
parasitic capacitance between the gate and drain of any 
MOS transistor. Since the gate of a vMOS transistor is 
floating, the drain voltage is able to  couple in via this par- 
asitic capacitance and partially deterrnine the voltage on 
the floating gate. Since the drain current is a sensitive 
function of the gate voltage, this small coupling can cause 
the drain voltage to have a large effect on the drain current 
through the device, result,ing in a relatively low drain re- 
sistance. This phenomenon is especially troubling in sub- 
threshold in which case the drain current is an exponential 
function of the drain voltage. 
However, the circuit described in this paper has a CII- 
rious kedback mechanism built into it which completely 
compensates for t,his parasitic coupling from the drain of 
the output transistor to  the floating gate. Consider what 
happens in the circuit if the output voltage is increased 
slightly. The floating gat,e voltage will increase slightly, 
increasing the saturation current level in all of the N + 1 
transistors of the circuit. This, in turn,  will cause the 
drain voltage of the input transistor(s) setting the current 
level to  decrease until the saturation current in all N + 1 
transistors is restored to  the original current level. 
Data from the two-input circuit depicting this phe- 
nomenon is shown in Figure 4. The  curve with ‘ x ’  point 
markers depicts the result of setting the input current level 
with a current source and measuring the output current 
as a function of the output voltage as the output voltage 
is swept from ground to  the positive supply rail. The  re- 
sulting curve looks very much like a standard MOS drain 
curve. When the output transistor is saturated, the out- 
put current is fairly insensitive to  the output voltage. For 
comparison, the drain voltage of the input transistor set- 
ting the current level was measured and clamped a t  that  
value with a voltage source thereby disabling the feedback 
process. The  output current was again measured as the 
output voltage was swept from ground to  the positive sup- 
ply rail. The resulting curve is shown with ‘0’ point mark- 
ers. Note that without the feedback the current changes 
by about 300% as the output voltage changes from rail 
to  rail. From these data ,  it is also clear that  the output 
voltage swing is limited only by the need to  maintain the 
output transistor iri saturation 
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Figure 4: Measured output current as a function of output 
voltage of the two-input soft-max current mirror. The  
curve with the ‘ X ’  pointmarkers is the normal behavior of 
the circuit with the inputs driven by current sources. The  
curve with the ‘0’ pointmarkers represents the behavior 
of the circuit without the feedback mechanism; i.e., with 
voltage sources driving the drains of the input transistors 
instead of current sources. 
V .  CONCLUSION 
A simple circuit which computes a soft-maximum of N +  1 
input currenk has been presented. A qualitative descrip- 
tion of the operation of the circuit which is valid a t  all 
current levels has been given. Data  from a working two- 
input version of the circuit has been shown. The  circuit, 
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features a relatively high output impedance and a higli 
output  voltage swing. 
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